

08886388-070197

CLAIMS:

1. A method of forming a capacitor comprising the following steps:

providing a node to which electrical connection to a first capacitor plate is to be made;

providing a first layer of material over the node, the first layer of material being selectively etchable relative to the node;

providing a second layer of material over the first layer, the second layer of material being selectively etchable relative to the first layer of material and being electrically conductive;

providing a first masking layer over the second layer of material;

etching a first opening into the first masking layer over the node;

providing a second masking layer over the first masking layer to a thickness which less than completely fills the first opening;

anisotropically etching the second masking layer to define a spacer received laterally within the first opening and thereby defining a second opening relative to the first masking layer which is smaller than the first opening;

after anisotropically etching the second masking layer, etching unmasked first masking layer material away;

after anisotropically etching the second masking layer, selectively anisotropically etching the second layer of material relative to the first layer of material;

1 after etching the second layer material, selectively etching the first  
2 layer of material relative to the node to effectively extend the second  
3 opening to the node and define an outline of the first capacitor plate  
4 using the spacer as an etching mask;

5 plugging the extended second opening with an electrically  
6 conductive plugging material, the plugging material electrically  
7 interconnecting the node and second layer;

8 after extending the second opening to the node, selectively  
9 isotropically etching the first layer material relative to the second layer  
10 material; and

11 providing a capacitor dielectric layer and a conductive second  
12 capacitor plate layer over the conductive second layer.

13  
14 2. The method of forming a capacitor of claim 1 wherein the  
15 first opening is provided to have a minimum opening width equal to  
16 the minimum capable photolithographic feature dimension at the time  
17 of fabrication, the second opening thereby having a minimum opening  
18 width which is less than the minimum capable photolithographic feature  
19 dimension at the time of fabrication, the resultant plugging material  
20 plugging the second opening thereby having a minimum width which is  
21 less than the minimum capable photolithographic feature dimension at  
22 the time of fabrication.

1           3.    The method of forming a capacitor of claim 1 wherein the  
2 unmasked first masking layer is etched before extending the second  
3 opening to the node.

4  
5           4.    The method of forming a capacitor of claim 1 wherein the  
6 unmasked first masking layer is etched after extending the second  
7 opening to the node.

8  
9           5.    The method of forming a capacitor of claim 1 wherein only  
10 one photomasking step is utilized to define the first capacitor plate  
11 between the step of providing the node and the step of providing the  
12 capacitor dielectric layer.

13  
14           6.    The method of forming a capacitor of claim 1 wherein the  
15 node comprises an outer surface of a pillar which projects from a  
16 diffusion region provided in a bulk semiconductive substrate.

17  
18           7.    The method of forming a capacitor of claim 1 wherein the  
19 first layer is electrically insulative.

20  
21           8.    The method of forming a capacitor of claim 1 wherein the  
22 first layer predominately comprises SiO<sub>2</sub>.

1 9. The method of forming a capacitor of claim 1 wherein the  
2 second layer material constitutes the same material as that of the node.

3  
4 10. The method of forming a capacitor of claim 1 wherein the  
5 plugging material, the node and the second layer of material all  
6 constitute the same material.

7  
8 11. The method of forming a capacitor of claim 1 wherein the  
9 second masking material comprises  $\text{Si}_3\text{N}_4$ .

10  
11 12. The method of forming a capacitor of claim 1 further  
12 comprising after selectively etching the first layer, etching the spacer  
13 away.

14  
15 13. The method of forming a capacitor of claim 1 wherein the  
16 step of selectively etching the first layer comprises anisotropically etching  
17 the first layer.

18  
19 14. The method of forming a capacitor of claim 1 wherein,  
20 the node comprises an outer surface of a pillar which projects  
21 from a diffusion region provided in a bulk semiconductive substrate; and  
22 the first layer is electrically insulative.  
23  
24

1 15. The method of forming a capacitor of claim 1 wherein,  
2 the node comprises an outer surface of a pillar which projects  
3 from a diffusion region provided in a bulk semiconductive substrate;  
4 the first layer is electrically insulative; and  
5 further comprising after selectively etching the first layer, etching  
6 the spacer away.

7  
8 16. The method of forming a capacitor of claim 1 wherein,  
9 the node comprises an outer surface of a pillar which projects  
10 from a diffusion region provided in a bulk semiconductive substrate;  
11 the first layer is electrically insulative;  
12 further comprising after selectively etching the first layer, etching  
13 the spacer away; and  
14 wherein the plugging material, the node and the second layer of  
15 material all constitute the same material.  
16  
17  
18  
19  
20  
21  
22  
23  
24

1 17. The method of forming a capacitor of claim 1 comprising  
2 etching the first masking layer away before anisotropically etching the  
3 second layer material, and then further comprising:

4 providing a third masking layer over the spacer;

5 anisotropically etching the third masking layer to form a secondary  
6 spacer laterally outward of the first stated spacer; and

7 using said spacers collectively as an etching mask during the  
8 second and first layer etchings.  
9

10 18. The method of forming a capacitor of claim 17 further  
11 comprising forming at least two of said capacitors, the two capacitors  
12 being adjacent one another and having a minimum spacing from one  
13 another which is less than the minimum capable photolithographic  
14 feature dimension at the time of fabrication.  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

1 19. The method of forming a capacitor of claim 1 further  
2 comprising providing a plurality of alternating of the first and second  
3 layers outwardly relative to the node, and providing the first and second  
4 masking layers and first and second openings outwardly thereof;

5 the method further comprising alternately anisotropically etching  
6 the respective second and first layers to extend the second opening  
7 therethrough to the node; and

8 the step of isotropically etching the first layer material relative to  
9 the second layer material defining a plurality of laterally projecting  
10 electrically conductive second layer fins.

11  
12 20. The method of forming a capacitor of claim 19 wherein only  
13 one photomasking step is utilized to define the first capacitor plate  
14 between the step of providing the node and the step of providing the  
15 capacitor dielectric layer.

16  
17 21. The method of forming a capacitor of claim 19 wherein the  
18 node comprises an outer surface of a pillar which projects from a  
19 diffusion region provided in a bulk semiconductive substrate.

20  
21 22. The method of forming a capacitor of claim 19 wherein the  
22 first layer is electrically insulative.  
23  
24

1 23. The method of forming a capacitor of claim 19 wherein the  
2 plugging material, the node and the second layer material all constitute  
3 the same material.

4  
5 24. The method of forming a capacitor of claim 19 further  
6 comprising after selectively etching the first layer, etching the spacer  
7 away.

8  
9 25. The method of forming a capacitor of claim 19 comprising  
10 etching the first masking layer away before anisotropically etching the  
11 second layer material, and then further comprising:

12 providing a third masking layer over the spacer;

13 anisotropically etching the third masking layer to form a secondary  
14 spacer laterally outward of the first stated spacer; and

15 using said spacers collectively as an etching mask during the  
16 second and first layer etchings.

17  
18 26. The method of forming a capacitor of claim 19 wherein,  
19 the node comprises an outer surface of a pillar which projects  
20 from a diffusion region provided in a bulk semiconductive substrate; and  
21 the first layer is electrically insulative.  
22  
23  
24



1 27. The method of forming a capacitor of claim 19 wherein,  
2 the node comprises an outer surface of a pillar which projects  
3 from a diffusion region provided in a bulk semiconductive substrate;  
4 the first layer is electrically insulative; and  
5 further comprising after selectively etching the first layer, etching  
6 the spacer away.

8 28. The method of forming a capacitor of claim 19 wherein,  
9 the node comprises an outer surface of a pillar which projects  
10 from a diffusion region provided in a bulk semiconductive substrate;  
11 the first layer is electrically insulative;  
12 further comprising after selectively etching the first layer, etching  
13 the spacer away; and  
14 wherein the plugging material, the node and the second layer of  
15 material all constitute the same material.

17 29. A capacitor produced according to the method of claim 1.

1 30. A method of forming a capacitor comprising the following  
2 steps:

3 providing a node to which electrical connection to a first capacitor  
4 plate is to be made;

5 providing a layer of conductive material outwardly of the node;

6 providing a first masking layer over the conductive material layer;

7 etching a first opening into the first masking layer over the node;

8 providing a second masking layer over the first masking layer to  
9 a thickness which less than completely fills the first opening;

10 anisotropically etching the second masking layer to define a spacer  
11 received laterally within the first opening and thereby defining a second  
12 opening relative to the first masking layer which is smaller than the  
13 first opening;

14 after anisotropically etching the second masking layer, etching  
15 unmasked first masking layer material away;

16 after anisotropically etching the second masking layer, etching  
17 through the conductive material layer to extend the second opening to  
18 the node, the node and conductive layer being electrically isolated from  
19 one another after the conductive material layer etching;

20 plugging the extended second opening with an electrically  
21 conductive plugging material, the plugging material electrically  
22 interconnecting the node and conductive layer; and

23 providing a capacitor dielectric layer and a conductive second  
24 capacitor plate layer over the conductive layer.

1           31. The method of forming a capacitor of claim 30 wherein the  
2 first opening is provided to have a minimum opening width equal to  
3 the minimum capable photolithographic feature dimension at the time  
4 of fabrication, the second opening thereby having a minimum opening  
5 width which is less than the minimum capable photolithographic feature  
6 dimension at the time of fabrication, the resultant plugging material  
7 plugging the second opening thereby having a minimum width which is  
8 less than the minimum capable photolithographic feature dimension at  
9 the time of fabrication.

10  
11           32. The method of forming a capacitor of claim 30 wherein only  
12 one photomasking step is utilized to define the first capacitor plate  
13 between the step of providing the node and the step of providing the  
14 capacitor dielectric layer.

15  
16           33. The method of forming a capacitor of claim 30 wherein the  
17 node comprises an outer surface of a pillar which projects from a  
18 diffusion region provided in a bulk semiconductive substrate.

19  
20           34. The method of forming a capacitor of claim 30 wherein the  
21 conductive material layer constitutes the same material as that of the  
22 node.

1 35. The method of forming a capacitor of claim 30 wherein the  
2 plugging material, the node and the conductive material layer all  
3 constitute the same material.

4  
5 36. The method of forming a capacitor of claim 30 wherein the  
6 second masking material comprises  $\text{Si}_3\text{N}_4$ .

7  
8 37. The method of forming a capacitor of claim 30 further  
9 comprising after etching through the conductive material layer, etching  
10 the spacer away.

11  
12 38. The method of forming a capacitor of claim 30 comprising  
13 etching the first masking layer away before etching through the  
14 conductive layer material, and then further comprising:

15 providing a third masking layer over the spacer;

16 anisotropically etching the third masking layer to form a secondary  
17 spacer laterally outward of the first stated spacer; and

18 using said spacers collectively as an etching mask during the  
19 second and first layer etchings.

20  
21 39. A capacitor produced according to the method of claim 30.  
22  
23  
24

1           40. A method of forming a capacitor comprising the following  
2 steps:

3           providing a node to which electrical connection to a first capacitor  
4 plate is to be made;

5           after providing the node, providing a finned lower capacitor plate  
6 in ohmic electrical connection with the node using no more than one  
7 photomasking step; and

8           providing a capacitor dielectric layer and a conductive second  
9 capacitor plate layer over the conductive layer.

10  
11           41. The method of forming a capacitor of claim 40 wherein the  
12 node comprises an outer surface of a pillar which projects from a  
13 diffusion region provided in a bulk semiconductive substrate.

14  
15           42. The method of forming a capacitor of claim 40 wherein the  
16 finned lower capacitor plate constitutes the same material as that of the  
17 node.

B1

43. A capacitor construction comprising:

a stem; and

at least two laterally opposed fins interconnected with and projecting laterally from the stem, the stem having a minimum width which is less than the minimum capable photolithographic feature dimension at the time of fabrication.

44. A pair of adjacent capacitors fabricated relative to a semiconductor substrate, the adjacent capacitors having a minimum lateral spacing from one another which is less than the minimum capable photolithographic feature dimension at the time of fabrication.

45. The capacitors of claim 44 wherein each comprises:

a stem; and

at least two laterally opposed fins interconnected with and projecting laterally from the stem, the stem having a minimum width which is less than the minimum capable photolithographic feature dimension at the time of fabrication.

add  
B2

add  
F1